Optimization of VLSI Architecture for High Performance PLL
نویسندگان
چکیده
منابع مشابه
VLSI architecture and design for high performance adaptive video scaling
In this paper, we develop an efficient architecture for video scaling based on the adaptive image scaling algorithm [3] ,[4]. We then develop the design of the computation units and perform synthesis to show that the chip area required to perform scaling from QCIF to 4CIF is about 20mm2 using 0 . 5 ~ technology. In video applications, the data rate involved is extremely high. When the available...
متن کاملAlgorithm and VLSI architecture for high performance adaptive video scaling
We propose an efficient high-performance scaling algorithm based on the oriented polynomial image model. We develop a simple classification scheme that classifies the region around a pixel as an oriented or nonoriented block. Based on this classification, a nonlinear oriented interpolation is performed to obtain high quality video scaling. In addition, we also propose a generalization that can ...
متن کاملHigh-performance VLSI architecture for the Viterbi algorithm
The Viterbi algorithm (VA) is characterized by a graph, called a trellis, which defines the transitions between states. To define an area efficient architecture for the VA is equivalent to obtaining an efficient mapping of the trellis. In this paper, we present a methodology that permits the efficient hardware mapping of the VA onto a processor network of arbitrary size. This formal model is em...
متن کاملA VLSI Architecture for High Performance CABAC Encoding
One key technique for improving the coding efficiency of H.264 video standard is the entropy coder, contextadaptive binary arithmetic coder (CABAC). However the complexity of the encoding process of CABAC is significantly higher than the table driven entropy encoding schemes such as the Huffman coding. CABAC is also bit serial and its multi-bit parallelization is extremely difficult. For a high...
متن کاملInterconnect Optimization Strategies for High-Performance VLSI Designs
Interconnect tuning and repeater insertion are necessary to optimize interconnectdelay, signalperformance and integrity, and interconnectmanufacturability and reliability. Repeater insertion in interconnects is an increasingly important element in the physicaldesign of high-performance VLSI systems. By interconnect tuning, we refer to the selection of line thicknesses, widths and spacings in mu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal for Research in Applied Science and Engineering Technology
سال: 2017
ISSN: 2321-9653
DOI: 10.22214/ijraset.2017.11101